

HCDC LLC
HIGH-TECH CONSULTING
for DIGITAL COMMUNICATIONS

The main purpose of an FPGA Laboratory is to address research and development issues in the rapid transition of signal processing algorithms into functional hardware prototypes. We concentrate on computational issues and hardware-specific designs of algorithms.

- Digital communications algorithms for acoustic underwater communications;
- Joint detection algorithms for satellite and land-mobile radio channel;
- Intermediate and support implementation for ultimate low-power VLSI circuits.

Orthogonal Frequency-Division Multiplexing (OFDM) has recently been applied to underwater communications. OFDM offers a number of advantages, in particular it facilitates equalization on channels with large delay spreads.

The diagram illustrates the architecture of the FPGA Platform (Xilinx VC 707). The system is divided into two main sections by a dashed line: the transmission path (top) and the reception path (bottom).

Transmission Path (Top):

- Binary Data Generator** (rounded rectangle) sends data to the **Xilinx IFFT Core** (shaded rectangle) and to the **Error Count** block.
- The **Xilinx IFFT Core** outputs Xn_real and Xn_Imag to the **Cyclic Prefix (CP)** block.
- The **Cyclic Prefix (CP)** block outputs to the **UP** (Up-sampling) block.
- The **UP** block outputs Cn_real and Cn_Imag to the **Acoustic Modulator** (rectangle).
- The **Acoustic Modulator** is connected to a speaker icon, which is connected to a blue wavy line representing an acoustic signal.

Reception Path (Bottom):

- The **Acoustic Modulator** is connected to a microphone icon, which is connected to the **Hydrophone and ADC** block.
- The **Hydrophone and ADC** block outputs Rn_real and Rn_Imag to the **Down** (Down-sampling) block.
- The **Down** block outputs to the **CP Stripping** block.
- The **CP Stripping** block outputs Yn_real and Yn_Imag to the **Xilinx FFT Core** (shaded rectangle).
- The **Xilinx FFT Core** outputs to the **Received Signal** block (rounded rectangle).
- The **Received Signal** block outputs to the **Error Count** block.

Control and Frequency Blocks:

- The **Error Count** block (rectangle) receives input from the **Binary Data Generator** and the **Received Signal** block.
- The **Timing Control** block (rectangle) receives a **GO** input and has bidirectional connections with the **Xilinx IFFT Core** and **Xilinx FFT Core**.
- The **Base Frequency** block (rectangle) has bidirectional connections with the **UP** and **Down** blocks.

Field-Programmable Gate Arrays are generalized very large-scale integrated circuits which can be configured using hardware description languages such as VHDL and Verilog. This allows for rapid prototyping of highly complex communications algorithms with a significantly reduced effort both in terms of manpower and cost.

[illegible]


C. Schlegel and C. Winstead, "Building Energy-Efficient Error Control Decoders: What are the practical limits?", International Zurich Symposium on Digital Communications, Zurich, February 2014.

R. Dodd, C. Schlegel, V. Gaudet, "DS-CDMA Implementation With Iterative Multiple Access Interference Cancellation," *IEEE Trans. Circuits and Systems I: Regular Papers*, Vol. 60, No. 1 pp. 222- 231, 2013.

A. Alimohammad, S.F. Fard, B. Cockburn, C. Schlegel, "A Compact and Accurate Gaussian Variate Generator," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, Vol. 16, No. 5, pp. 517- 527, 2008.

FPGA Systems are programmed in VHDL or Verilog and put onto FPGA testboards.

Data Processing is carried out through the data ports of the board, such as Ethernet, USB



The diagram illustrates the RX path processing. It starts with 'From RX Input (format s14:13)' entering a block labeled '+'. The output of this block is 'From TX Output (format s14:13)'. A 'Scaling Factor' is multiplied (indicated by a circle with an 'X') with 'Noise from *sgng2b_i (or Q).v (format s12:8)'. The result, labeled 'Format s20:12', is then added to the signal from the RX input block. The final output is labeled 'I/Q'.

- 1 Acceleration of the transition from algorithms to hardware
- 2 Development of R&D prototypes to rapidly establish feasibility of systems components and hardware requirements
- 3 Implementation of Advanced Communications Algorithms to verify theoretical research results
- 4 Rapid transition of research into product applications

Experiments with the hardware are conducted to verify that the core agrees with theory:




Figure 1 is a log-linear plot of the function $f(x) = 10^{-x^2/2}$ for $x \in [-3, 3]$. The x-axis is linear, ranging from -3 to 3. The y-axis is logarithmic, ranging from 10^{-5} to 1. The plot shows a symmetric bell-shaped curve with red square markers at integer values of x .

- Tail distribution for 0dB noise: Sliced error probability